

WHAT IS CLAIMED IS:

1. A semiconductor device comprising:
an insulating film provided on a support
substrate;

5 a first semiconductor layer provided on the
insulating film;

 a first memory cell constituting a part of a
memory cell in an SRAM, having a first gate electrode
of a first conductivity type on a gate insulating film
10 on the first semiconductor layer and first source/drain
diffusion layers of a second conductivity type opposite
to the first conductivity type which sandwich a region
under the first gate electrode in the first semicon-
ductor layer, and fulfilling an expression such as the
15 thickness of the first semiconductor layer \leq one-third
of a length of the first gate electrode in its channel
length direction;

 a second semiconductor layer provided on the
insulating film; and

20 a first peripheral transistor constituting a part
of a peripheral circuit, having a third gate electrode
on a gate insulating film on the second semiconductor
layer and third source/drain diffusion layers which
sandwich a region under the third gate electrode in
25 the second semiconductor layer, and fulfilling
an expression such as the thickness of the second
semiconductor layer $>$ one-third of a length of the

third gate electrode in its channel length direction.

2. The device according to claim 1, wherein the first and third gate electrodes consist essentially of $\text{Si}_x\text{Ge}_{1-x}$ ($0 \leq x \leq 1$).

5 3. The device according to claim 1, further comprising a second memory cell transistor which constitutes a part of the memory cell in the SRAM, has a second gate electrode of the second conductivity type on a gate insulating film on the first semiconductor
10 layer and second source/drain diffusion layers of the first conductivity type sandwiching a region under the second gate electrode in the first semiconductor layer, and fulfills an expression such as the thickness of the first semiconductor layer \leq one-third of a length of
15 the second gate electrode in its channel length direction.

4. The device according to claim 3, wherein the third source/drain diffusion layer and the third gate electrode are of the same conductivity type.

20 5. The device according to claim 4, further comprising a second peripheral transistor which constitutes a part of the peripheral circuit, has a fourth gate electrode on a gate insulating film on the second semiconductor layer and fourth source/drain
25 diffusion layers sandwiching a region under the fourth gate electrode in the second semiconductor layer, and fulfills an expression such as the thickness of the

second semiconductor layer > one-third of a length of the fourth gate electrode in its channel length direction.

5 6. The device according to claim 5, wherein the fourth source/drain diffusion layers and the fourth gate electrode are of the same conductivity type.

7. The device according to claim 5, wherein the first, second, third, and fourth gate electrodes consist essentially of $\text{Si}_x\text{Ge}_{1-x}$ ($0 \leq x \leq 1$).

10 8. The device according to claim 1, wherein 90% or more of the volume of the first gate electrode consists of silicide.

9. The device according to claim 8, wherein the third gate electrode has silicide on only a part of its upper part.

15 10. The device according to claim 9, wherein the first gate electrode has a volume equal to 80% or less of the volume of the third gate electrode.

11. The device according to claim 8, further comprising a sidewall insulating film provided on the sidewall of the first gate electrode excluding its upper part.

12. The device according to claim 8, further comprising:

25 a first sidewall insulating film provided on the sidewall of the third gate electrode; and
a second sidewall insulating film provided on

the sidewall of the first gate electrode and having an upper end lower than the upper end of the first sidewall insulating film.

13. A semiconductor device comprising:

5 a semiconductor substrate;
 an insulating film provided on the semiconductor substrate;

 a semiconductor layer provided on the semiconductor substrate;

10 a first memory cell constituting a part of a memory cell in an SRAM, having a first gate electrode of a first conductivity type on a gate insulating film on the first semiconductor layer and first source/drain diffusion layers of a second conductivity type opposite
15 to the first conductivity type which sandwich a region under the first gate electrode in the semiconductor layer, and fulfilling an expression such as the thickness of the semiconductor layer \leq one-third of a length of the first gate electrode in its channel
20 length direction;

 a first peripheral transistor constituting a part of a peripheral circuit, having a third gate electrode on a gate insulating film on the semiconductor substrate and third source/drain diffusion layers which
25 sandwich a region under the third gate electrode in the semiconductor substrate.

14. The device according to claim 13, wherein the

first and third gate electrodes consist essentially made of $\text{Si}_x\text{Ge}_{1-x}$ ($0 \leq x \leq 1$).

15 15. The device according to claim 13, further comprising a second memory cell transistor which constitutes a part of the memory cell in the SRAM, has a second gate electrode of the second conductivity type on a gate insulating film on the semiconductor layer and second source/drain diffusion layers of the first conductivity type which sandwich a region under the
10 second gate electrode in the semiconductor layer, and fulfills an expression such as the thickness of the semiconductor layer \leq one-third of a length of the second gate electrode in its channel length direction.

15 16. The device according to claim 15, wherein the third source/drain diffusion layers and the third gate electrode are of the same conductivity type.

20 17. The device according to claim 16, further comprising a second peripheral transistor which constitutes a part of the peripheral circuit, has a fourth gate electrode on a gate insulating film on the semiconductor substrate and fourth source/drain diffusion layers which sandwich a region under the fourth gate electrode in the semiconductor substrate.

25 18. The device according to claim 17, wherein the fourth source/drain diffusion layers and the fourth gate electrode are of the same conductivity type.

19. The device according to claim 17, wherein

the first, second, third, and fourth gate electrodes consist essentially of $\text{Si}_x\text{Ge}_{1-x}$ ($0 \leq x \leq 1$).

20. The device according to claim 13, wherein 90% or more of the volume of the first gate electrode
5 consists of silicide.

21. The device according to claim 20, wherein the third gate electrode has silicide on only a part of its upper part.

22. The device according to claim 21, wherein the
10 first gate electrode has a volume equal to 80% or less of the volume of the third gate electrode.

23. The device according to claim 20, further comprising a sidewall insulating film provided on the sidewall of the first gate electrode excluding its
15 upper part.

24. The device according to claim 20, further comprising:

a first sidewall insulating film provided on the sidewall of the third gate electrode; and

20 a second sidewall insulating film provided on the sidewall of the first gate electrode and having an upper end lower than the upper end of the first sidewall insulating film.

25. A semiconductor device comprising:

25 an insulating film provided on a support substrate;

a first semiconductor layer provided on the

insulating film;

5 a first memory cell constituting a part of a memory cell in an SRAM, having a first gate electrode consisting essentially of a metal material on a gate insulating film on the first semiconductor layer and first source/drain diffusion layers which sandwich a region under the first gate electrode in the first semiconductor layer, and fulfilling an expression such as the thickness of the first semiconductor layer \leq 10 one-third of a length of the first gate electrode in its channel length direction;

a second semiconductor layer provided on the insulating film; and

15 a first peripheral transistor constituting a part of a peripheral circuit, having a third gate electrode on a gate insulating film on the second semiconductor layer and third source/drain diffusion layers which sandwich a region under the third gate electrode in the second semiconductor layer, and fulfilling 20 an expression such as the thickness of the second semiconductor layer $>$ one-third of a length of the third gate electrode in its channel length direction.

25 26. The device according to claim 25, wherein the first gate electrode consists essentially made of a material selected from a group consisting of tungsten, titanium, molybdenum, nickel, cobalt, platinum, and an alloy of these metals.

27. A semiconductor device comprising:

a semiconductor substrate;

an insulating film provided on the semiconductor substrate;

5 a semiconductor layer provided on the semiconductor substrate;

a first memory cell constituting a part of a memory cell in an SRAM, having a first gate electrode consisting essentially of a metal material on a gate insulating film on the first semiconductor layer and first source/drain diffusion layers which sandwich a region under the first gate electrode in the semiconductor layer, and fulfilling an expression such as the thickness of the semiconductor layer \leq one-third of a length of the first gate electrode in its channel length direction;

10

15

a first peripheral transistor constituting a part of a peripheral circuit, having a third gate electrode on a gate insulating film on the semiconductor substrate and third source/drain diffusion layers which sandwich a region under the third gate electrode in the semiconductor substrate.

20

28. The device according to claim 27, wherein the first gate electrode consists essentially of a material selected from a group consisting of tungsten, titanium, molybdenum, nickel, cobalt, platinum, and an alloy of these metals.

25

29. A semiconductor device comprising:

an insulating film provide on a support substrate;
a first semiconductor layer provided on the
insulating film;

5 a first memory cell constituting a part of
a memory cell in an SRAM, having a gate electrode on
a gate insulating film on a first side of the first
semiconductor layer, on a second side opposite to the
first side, and on the top in contact with the first
10 and second sides, having first source/drain diffusion
layers which sandwich a region enclosed by the first
gate electrode in the first semiconductor layer;

a second semiconductor layer provided on the
insulating film; and

15 a first peripheral transistor constituting a part
of a peripheral circuit, having a third gate electrode
on a gate insulating film on the second semiconductor
layer and third source/drain diffusion layers which
sandwich a region under the third gate electrode in
20 the second semiconductor layer, and fulfilling
an expression such as the thickness of the second
semiconductor layer $>$ one-third of a length of the
third gate electrode in its channel length direction.

30. A semiconductor device manufacturing method
25 comprising:

forming a first semiconductor layer with a first
thickness on an insulating film on a support substrate

in a first region where a memory cell transistor
constituting a part of a memory cell in an SRAM is to
be formed;

forming a second semiconductor layer with a second
5 thickness greater than the first thickness on the
insulating film in a third region where a peripheral
transistor constituting a part of a peripheral circuit
is to be formed;

implanting an impurity of a first conductivity
10 type into the second semiconductor layer in the third
region;

forming a conductive film above the first and
second semiconductor layers;

implanting an impurity of a second conductivity
15 type opposite to the first conductivity type into the
conductive film in the third region;

implanting an impurity of the first conductivity
type into the conductive film in the first region;

forming from the conductive film a first gate
20 electrode which fulfills an expression such as the
first thickness \leq one-third of a length of the first
gate electrode in its channel length direction in the
first region and a third gate electrode which fulfills
an expression such as the second thickness $>$ one-third
25 of a length of the third gate electrode in its channel
length direction from the conductive film in the third
region; and

forming a first and third source/drain diffusion layers of the second conductivity type in the first and second semiconductor layers in the vicinity of the first and third gate electrodes, respectively.

5 31. The method according to claim 30, wherein forming the first semiconductor layer and the second semiconductor layer includes

forming a semiconductor layer with the second thickness on the insulating film,

10 oxidizing the upper part of the semiconductor layer in the first region, and

removing the oxidized part of the semiconductor layer.

15 32. The method according to claim 30, wherein forming the first semiconductor layer and the second semiconductor layer includes

forming a semiconductor layer with the first thickness on the insulating film, and

20 growing the semiconductor layer in the second region to the second thickness.

33. The method according to claim 30, further comprising:

25 implanting an impurity of the second conductivity type into the conductive film in a second region where a memory cell transistor constituting a part of the memory cell in the SRAM;

forming from the conductive film a second gate

electrode which fulfills an expression such as the first thickness \leq one-third of a length of the second gate electrode in its channel length direction) in the second region; and

5 forming a second source/drain diffusion layer of the first conductivity type in the first semiconductor layer in the vicinity of the second gate electrode.

34. The method according to claim 33, further comprising:

10 implanting an impurity of the second conductivity type into the second semiconductor layer in a fourth region where a peripheral transistor constituting the peripheral circuit;

 forming a fourth gate electrode which fulfills
15 an expression such as the second thickness $>$ one-third of a length of the second gate electrode in its channel length direction in the fourth region; and

 forming a fourth source/drain diffusion layer of the first conductivity type in the second semiconductor
20 layer in the vicinity of the fourth gate electrode.

35. The method according to claim 30, further comprising

 turning 90% or more of the first gate electrode into silicide.

25 36. A semiconductor device manufacturing method comprising:

 forming a first semiconductor layer with a first

thickness on an insulating film on a support substrate in a first region where a memory cell transistor constituting a part of a memory cell in an SRAM is to be formed;

5 forming a second semiconductor layer with a second thickness greater than the first thickness on the insulating film in a third region where a peripheral transistor constituting a part of a peripheral circuit is to be formed;

10 forming, on the second semiconductor layer in the third region, the peripheral transistor which has a third gate electrode provided on a gate insulating film on the second semiconductor layer and third source/drain diffusion layers that sandwich a region
15 under the third gate electrode in the second semiconductor layer and which fulfills an expression such as the thickness of the second semiconductor layer $>$ one-third of a length of the third gate electrode in its channel length direction;

20 forming a metal film consisting essentially of tungsten, titanium, molybdenum, nickel, cobalt, platinum, or an alloy of these metals above the first semiconductor layer in the first region;

 forming from the metal film a first gate electrode
25 which fulfills an expression such as the first thickness \leq one-third of a length of the first gate electrode in its channel length direction in the first

region; and

forming first source/drain diffusion layers in the first semiconductor layer in the vicinity of the first gate electrode.